

1c915 U.S. PTO
09/30/00

10-2-00

A

Please type a plus sign (+) inside this box → ☐ +

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>	Attorney Docket No.	42390.P8657
	First Inventor or Application Identifier	Yen-Kuang Chen
	Title	AN EFFICIENT IMPLEMENTATION OF N-POINT DCT AND N-POINT IDCT
	Express Mail Label No.	EM522828778US

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
--	--

1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g. PTO/SB/17) <small>(Submit an original, and a duplicate for fee processing)</small> 2. <input checked="" type="checkbox"/> Specification Total Pages 38 <small>(preferred arrangement set forth below)</small> - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) Total Sheets 7 4. Oath or Declaration Total Pages a. <input type="checkbox"/> Newly executed (original copy) b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) <small>(for continuation/divisional with Box 16 completed)</small> i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).	5. <input type="checkbox"/> Microfiche Computer Program (Appendix) 6. Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies
---	---

ACCOMPANYING APPLICATION PARTS 7. <input type="checkbox"/> Assignment Papers (cover sheet & document(s)) 8. <input type="checkbox"/> 37 CFR 3.73(b) Statement <input type="checkbox"/> Power of Attorney <small>(when there is an assignee)</small> 9. <input type="checkbox"/> English Translation Document (if applicable) 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO - 1449 <input type="checkbox"/> Copies of IDS Citations 11. <input type="checkbox"/> Preliminary Amendment 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small> 13. <input type="checkbox"/> *Small Entity Statement(s) <input type="checkbox"/> Status filed in prior application, Status still proper and desired 14. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 15. <input type="checkbox"/> Other:
--

*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____/_____


Prior application Information: Examiner _____ Group/Art Unit: _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label (Insert Customer No. or Attach bare code label here) or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(310) 207-3800	Fax	(310) 820-5988

Name (Print/Type)	Farzad E. Amini, Reg. No. 42, 261		
Signature		Date	09/30/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

09/676556
09/30/00

FEE TRANSMITTAL

Petent fees are subject to annual revision on October 1.
These are the fees effective October 1, 1997.
Small Entity payments must be supported by a small entity statement,
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.
See 37 C.F.R. §§ 1.28 and 1.28

TOTAL AMOUNT OF PAYMENT (\$) 834.00

Complete if Known

Application Number
Filing Date 09/30/00
First Named Inventor Yen-Kuang Chen, et al.
Examiner Name
Group Art Unit
Attorney Docket Number 42390.P8657

METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number 02-2666
Deposit Account Name Blakely, Sokoloff, Taylor & Zafman LLP

- ☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance.

2. ☒ Payment Enclosed:
☒ Check ☐ Money Order ☐ Other

FEE CALCULATION (fees effective 10/01/96)

1. FILING FEE

Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid
101 690 201 345	Utility filing fee	\$690	
106 310 206 155	Design filing fee		
107 480 207 240	Plant filing fee		
108 690 208 345	Reissue filing fee		
114 150 214 75	Provisional filing fee		

SUBTOTAL (1) (\$) 690.00

2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
28	-20** = 8	X \$18.00 =	144.00
Independent Claims	3	-3** = 0	X \$78.00 = 0.00
Multiple Dependent			

**or number of previously paid, if greater; For Reissues, see below

Large Entity Small Entity

Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid
103 18 203 9	Claims in excess of 20		
102 78 202 39	Independent claims in excess of 3		
104 270 204 135	Multiple Dependent claim		
109 78 209 39	**Reissue independent claims over original patent		
110 18 210 9	**Reissue claims in excess of 20 and over original patent		

SUBTOTAL (2) (\$) 144.00

FEE CALCULATION (continued)

3. ADDITIONAL FEE

Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid
105 130 205 65	Surcharge - late filing fee or oath		
127 50 227 25	Surcharge - late provisional filing fee or cover sheet.		
139 130 139 130	Non-English specification		
147 2,520 147 2,520	For filing a request for reexamination		
112 920 112 920	Requesting publication of SIR prior to Examiner action		
113 1,840 113 1,840	Requesting publication of SIR after Examiner action		
115 110 215 55	Extension for response within first month		
116 380 216 190	Extension for response within second month		
117 870 217 435	Extension for response within third month		
118 1,360 218 680	Extension for response within fourth month		
128 1,850 228 925	Extension for response within fifth month		
119 300 219 150	Notice of Appeal		
120 300 220 150	Filing a brief in support of an appeal		
121 260 221 130	Request for oral hearing		
138 1,360 138 1,360	Petition to institute a public use proceeding		
140 110 240 55	Petition to revive - unavoidably		
141 1,210 241 605	Petition to revive - unintentionally		
142 1,210 242 605	Utility issue fee (or reissue)		
143 430 243 215	Design issue fee		
144 580 244 290	Plant issue fee		
122 130 122 130	Petitions to the Commissioner		
123 50 123 50	Petitions related to provisional applications		
126 240 126 240	Submission of Information Disclosure Stmt		
581 40 581 40	Recording each patent assignment per property (times number of properties)		
146 760 246 380	Filing a submission after final rejection (37 CFR 1.129(a))		
149 760 249 380	For each additional invention to be examined (37 CFR 1.129(b))		
Other fee (specify)			
Other fee (specify)			

SUBTOTAL (3) (\$)

* Reduced by Basic Filing Fee Paid

SUBMITTED BY

Typed or Printed Name		Farzad E. Amini, Reg. No. 42, 261		Complete (if applicable)	
Signature		Date	09/30/00	Reg. Number	
				Deposit Account User ID	02-2666

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Docket No. 042390.P8657
Express Mail No. EM522828778US

UNITED STATES PATENT APPLICATION

FOR

AN EFFICIENT IMPLEMENTATION OF N-POINT DCT, N-POINT IDCT,
SA-DCT AND SA-IDCT ALGORITHMS

Inventors:

Yen-Kuang Chen
Nicholas Yu

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025
Tel. (310) 207-3800

09676556-093000

AN EFFICIENT IMPLEMENTATION OF N-POINT DCT, N-POINT IDCT, SA-DCT AND SA-IDCT ALGORITHMS

5

FIELD

This invention relates to an implementation of algorithms for multimedia compression and decompression, more particularly, efficient implementation of n-point discrete cosine transform, n-point inverse discrete cosine transform, shape adaptive discrete cosine transform, and shape adaptive inverse discrete cosine transform algorithms using SIMD operations, MMX™ instructions, VLSI implementation, single processor implementation or vector processing.

BACKGROUND

Computer multimedia applications typically involve the processing of high volumes of data values representing audio signals and video images. Processing the multimedia data often includes performing transform coding which is a method of converting the data values into a series of transform coefficients for more efficient transmission, computation, encoding, compression, or other processing algorithms.

20

More specifically, the multimedia data values often represent a signal as a function of time. Transform coefficients represent the same signal as a function, for example, of frequency. There are numerous transform algorithms, including the fast Fourier transform (FFT), the discrete cosine transform (DCT), and the Z transform. Corresponding inverse transform

algorithms, such as an inverse discrete cosine transform (iDCT), convert transform coefficients to sample data values. Many of these algorithms include multiple mathematical steps that involve decimal numbers.

In an effort to allow for easy interchange of graphical formats, the International Standards Organization (ISO) and the Consultative Committee for International Telegraph and Telephone (CCITT) formed the Joint Photographic Experts Group (JPEG) and the Moving Pictures Expert Group (MPEG). The JPEG/MPEG committee published compression standards that use the Discrete Cosine Transform (DCT) algorithm to convert a graphics image to the frequency domain. Efficient implementations of the DCT algorithm is an interest since JPEG and MPEG algorithms strive to achieve real-time performance. Most multimedia development software that uses this type of compression depend on the use of a coprocessor to generate compression.

DCT is widely used in one dimensional (1D) and two dimensional (2D) signal processing. 2D 8x8 DCT is the basis for JPEG and MPEG compression. While there are presently algorithms that directly compute 2D 8x8 DCT, taking the 8-point 1D transform of the rows and the columns is equivalent to the 2D 8x8 transform. There exists algorithms that compute 1D 8-point DCT which can be used in the row-column method to perform a 2D 8x8 DCT.

BRIEF DESCRIPTION OF THE DRAWINGS

Additional advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings, in which:

5 Fig. 1 is a block diagram depicting multimedia compression and decompression, in another embodiment of the present invention;

Fig. 2 depicts a bounding box and macroblocks of an arbitrary shaped video object in another embodiment of the present invention;

10 Figs. 3a - 3e depicts the SA-DCT baseline algorithm for coding an arbitrarily shaped image segment contained within an 8x8 block, in another embodiment of the present invention;

Fig. 4 depicts one embodiment of video compression;

Fig. 5 depicts one embodiment of video decompression;

Fig. 6 depicts one embodiment of SA-DCT;

15 Fig. 7 depicts one embodiment of SA-IDCT;

Fig. 8 depicts one embodiment of Single Instruction-Multiple-Data (SIMD);

Fig. 9a depicts one embodiment of n-point DCT/IDCT;

Fig. 9b depicts a factored embodiment of n-point DCT/IDCT.

DETAILED DESCRIPTION

20 Exemplary embodiments are described with reference to specific configurations. Those skilled in the art will appreciate that various changes

and modifications can be made while remaining within the scope of the claims.

Multimedia extension (MMX™) is used to implement SIMD operations. Existing algorithms do not reduce the clock cycle count of the implementation in MMX™ although they minimize the number of addition and multiplication operations. In another embodiment, the PMADDWD instruction used in existing algorithms multiplies and adds, making it unworkable to obtain four discrete 32-bit values from four sets of 16-bit multiplies. The present invention reduces processor time by having operations done with minimal PMADDWD instructions.

The invention provides an efficient implementation of n-point discrete cosine transform, n-point inverse discrete cosine transform, shape adaptive discrete cosine transform (SA-DCT) and shape adaptive inverse discrete cosine transform (SA-IDCT) algorithms for multimedia compression and decompression optimization. An n-point DCT function is represented by a first equation having an input matrix, an output matrix and a matrix of predetermined values. An n-point IDCT function is represented by a second equation having an input matrix, an output matrix and a matrix of predetermined values. The multiplication operations within the matrix of predetermined values are paired, thereby reducing processor instructions. In another embodiment, SIMD operations are used to perform the algorithms. In another embodiment, MMX operations being one type of SIMD operations is used to perform the algorithms. In another embodiment, vector processing is used to perform the algorithms. In another embodiment, single processor

implementation is used to perform the algorithms. In yet another embodiment VLSI implementation is used to perform the algorithms.

In an embodiment, a machine readable storage medium having executable instructions which, when executed by a processor, implements n-point discrete cosine transform (n-point DCT) algorithms, n-point inverse discrete cosine transform (n-point IDCT) algorithms, shape adaptive discrete cosine transform (SA-DCT) algorithms and shape adaptive inverse discrete cosine transform (SA-IDCT) algorithms for multimedia compression and decompression is provided. A machine-readable storage medium includes any mechanism that provides (i.e., stores and/or transmits) information in a form readable by a machine (e.g., a computer). For example, a machine-readable medium includes read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.); etc.

In another embodiment, once the video signal has been stored as data in the computer system memory, the data is manipulated at compression stage 6, which may include compressing the data into a smaller memory space. In FIG. 1, at stage 6, by occupying a smaller memory space, the video signal is more easily stored or transmitted because there is less data to store or transmit, requiring less processing power and system resources. Video signal 16, stored in memory registers of the computer system, is directed to compression stage 6. In the spatial domain, video signal 16 is represented by a

waveform in which the amplitude of the signal is indicated by vertical displacement while time or space is indicated by horizontal displacement.

For many compression methods it is desirable to transform a signal from the spatial domain to another domain, such as the frequency domain, before analyzing or modifying the signal. After video signal 16 is received at compression stage 6, the signal is transformed from the spatial domain to the frequency domain. In the frequency domain, the amplitude of a particular frequency component (e.g. a sine or cosine wave) of the original signal is indicated by vertical displacement while the frequency of each frequency component of the original signal is indicated by horizontal displacement. The video waveform 16 is illustrated in the frequency domain at step 18 within compression stage 6.

In another embodiment, transformation of a signal from the spatial to the frequency domain involves performing a Discrete Cosine Transform of the data elements representing the signal. For example, in accordance with some JPEG and MPEG standards, square subregions of the video image, generally an 8 x 8 array of pixels, are transformed from the spatial domain to the frequency domain using a discrete cosine transform function. This 8 x 8 array of pixels corresponds to 8x8 data elements, each data element corresponding to the value (e.g. color, brightness, etc.) of its associated pixel in the 8 x 8 array. For another embodiment, other transform functions are implemented such as, for example, a Fourier transform, a fast Fourier transform, a fast Hartley transform, or a wavelet transform.

In another embodiment of the present invention, the signal is reconverted back into the spatial domain by applying an inverse transform to the data. Alternatively, the signal remains in the frequency domain and is transformed back into the spatial domain during the decompression stage, as described below.

Upon receiving the compressed video signal at receiving stage 10, the data associated with the signal is loaded into computer system memory. In addition, if the video signal is encrypted, it is decrypted here. At decompression stage 12, the signal is decompressed by a method including, for example, applying an inverse transform to the data to translate the signal back into the spatial domain. This assumes the signal has been transmitted in a compressed format in the frequency domain from computer system 24. For an embodiment in which the compressed video signal is transmitted in the spatial domain, application of an inverse transform during the decompression stage may not be necessary. However, decompression of a video signal may be more easily accomplished in the frequency domain, requiring a spatial domain signal received by decompression stage 12 to be transformed into the frequency domain for decompression, then back into the spatial domain for display.

Once decompressed, the signal is transferred to display stage 14, which may comprise a video RAM (VRAM) array, and the image is displayed on display device 30. Using this technique, a user at computer system 24 can transmit a video image to computer system 26 for viewing at the second computer terminal. Similarly, computer system 26 may have similar video

and audio transmission capabilities (not shown), allowing display and audio playback on display device 28 and speakers 32, respectively, of computer system 24. In this manner, applications such as video conferencing are enabled.

5 As shown in Figure 4, SA-DCT can be used in one embodiment of video compression devices 490. Motion estimation 410 and motion compensation 420 can remove the temporal redundancy in the pictures. SA-DCT 430 can remove the spatial redundancy by transforming "time-domain" information into "frequency-domain" information with help from Quantization 440. Variable Length Encoder (VLC) 450 compresses the frequency-domain data into bits. Inverse Quantization 460, SA-IDCT 470, and motion compensation 480 are used to improve the encoding quality.

As shown in Figure 5, SA-IDCT can be used in one embodiment of video decompression devices 560. VLD 510 and Inverse Quantization 520 reverse bits into frequency-domain data. SA-IDCT 470 reverses the frequency-domain data into spatial domain data. Motion compensation 540 reconstructs the images 550 and 570.

As shown in Figure 6, n-point DCT can be used in one embodiment of SA-DCT 430. First, the data is shifted in the vertical direction 432 (Figure 3b).
20 Second, n-point DCT is performed column by column 434 (Figure 3c). The data is shifted in the horizontal direction 436 (Figure 3d). As shown in figure 3e, n-point DCT is performed row by row 438.

As shown in Figure 7, n-point IDCT can be used in one embodiment of SA-IDCT 470. N-point DCT is performed row by row 472. Data is shifted in

the horizontal direction 474. N-point DCT is performed column by column 476. The data is shifted in the vertical direction 478.

As shown in Figure 8, SIMD uses single instruction to operate on multiple data. 64-bit data 820 contains 16-bit data 822, 824, 826, and 828. 64-bit data 840 contains 16-bit data 842, 844, 846, and 848. PMADDWD is used (one of the MMX instructions which is one type of SIMD instructions) to add the multiplication result of 822 and 832 and the multiplication result of 824 and 834 as well to add the multiplication result of 826 and 836 and the multiplication result of 828 and 838.

As shown in Figure 9, matrix multiplication can be used for n-point DCT/IDCT 434, 438, 472, and 478. For n-point DCT, input [X] is the frequency-domain data 930 and output [Y] is the time-domain data 910. In one embodiment, matrix [A] is factored into [S][M][B], where the number of multiplications is reduced. An embodiment of this invention is to use SIMD operation for n-point DCT/IDCT. As applied to DCT, matrix 910 represents frequency domain data, and matrix 930 represents time domain data. As applied to IDCT, matrix 910 represents time domain data, and matrix 930 represents frequency domain data.

JPEG lossy compression algorithms operate in three successive stages, DCT transformation, coefficient quantization, and lossless compression. DCT is a class of mathematical operations that include the Fast Fourier Transform (FFT). The basic operation performed by FFT is to transform a signal from one type of representation to another. DCT is used for compression and IDCT is used for decompression. During compression, DCT transforms a set of

points from the spatial domain into a representation in the frequency domain. During decompression, an IDCT function converts the spectral representation of the signal back to a spatial one. The formula for the DCT and IDCT is shown in table 1 and table 2, respectively.

5

$$DCT(i, j) = \frac{1}{\sqrt{2N}} C(i) C(j) \sum_{x=0}^{N-1} \sum_{y=0}^{N-1} pixel(x, y) \cos\left[\frac{(2x+1)i\pi}{2N}\right] \cos\left[\frac{(2y+1)j\pi}{2N}\right]$$

$$C(x) = \frac{1}{\sqrt{2}} \text{ if } x \text{ is } 0, \text{ else } 1 \text{ if } x > 0$$

Table 1

$$Pixel(x, y) = \frac{1}{\sqrt{2N}} \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} C(i) C(j) DCT(i, j) \cos\left[\frac{(2x+1)i\pi}{2N}\right] \cos\left[\frac{(2y+1)j\pi}{2N}\right]$$

15

$$C(x) = \frac{1}{\sqrt{2}} \text{ if } x \text{ is } 0, \text{ else } 1 \text{ if } x > 0$$

Table 2

20

One embodiment of the DCT algorithm is performed on an N x N square matrix of pixel values, and it yields an N x N square matrix of frequency coefficients. DCT performs a matrix multiplication of the input

pixel data matrix by the transposed cosine transform matrix and stores the result in a temporary N by N matrix. The temporary matrix is multiplied by the cosine transform matrix, and the result is stored in the output matrix.

The DCT computation complexity is simplified by factoring out the transformation matrix into butterfly and shuffle matrices. The butterfly and shuffle matrices can be computed with fast integer addition, the resulting zeroes in the original matrix being trivial to compute. In most of the fast DCT algorithms, optimization usually focuses on reducing the number of DCT arithmetic operations, especially the number of multiplications.

IDCT essentially uses the reverse of the operations performed in the DCT. In one embodiment, the DCT values in the N by N matrix are multiplied by the cosine transform matrix. The result of this transformation is stored in a temporary N by N matrix. This matrix is then multiplied by the transposed cosine transform matrix. The result of this multiplication is stored in the output block of pixels.

The MPEG-4 video coding standard supports arbitrary-shape video objects in addition to the conventional frame-based functionalities in MPEG-1 and MPEG-2. Thus, in MPEG-4, the video input is no longer considered as a rectangular region. One of the building blocks for MPEG-4 video coding standard version 2 is the shape-adaptive-DCT (SA-DCT) for arbitrary shape objects. In an MPEG-4 image, there are contour macroblocks which contain the shape edge of an object, as shown in Fig. 2. Instead of performing an 8×8 DCT after filling the non-object pixels, the new standard adaptively performs N -point DCT based on the shape. For contour macroblocks, only object pixels

are transformed into DCT domain. The procedure of transforming only object pixels into DCT domain is called shape-adaptive DCT. In one embodiment, this invention optimizes SA-DCT and SA-IDCT for MPEG-4 object based coding scheme using platform-dependent knowledge. Compared to 8x8-DCT, SA-DCT provides a significantly better rate-distortion trade-off, especially at high bit rates.

Standard 8x8 DCT is applied to 8x8 blocks with 64 opaque pixels. In 8x8 blocks that straddle the boundaries of a VOP, standard DCT is replaced by shape adaptive DCT (SA DCT). These boundary blocks are arbitrary shape with at least one transparent pixel in which the number of opaque pels is less than 64.

Similar to standard DCT, forward and inverse SA DCT convert pixel(x,y) to DCT(i,j) and vice versa. SA DCT also keeps all conditions on the internal precision of floating point arithmetic as well as the rounding to integers and the dynamic ranges of pixel(x,y) and DCT(i,j) stated in 8x8 DCT. In contrast to standard 8x8 DCT, the internal processing of SA DCT is controlled by shape parameters, which are derived from the decoded VOP shape. The opaque pixels within the boundary blocks are only transformed and coded. As a consequence, SA DCT does not require the padding technique, if shape coding is lossless, and the number of achieved SA DCT coefficients is identical to the number of opaque pixels in the given boundary block.

Figures 3a-3e depict the SA-DCT baseline algorithm for coding an arbitrarily shaped image segment contained within an 8x8-block. The SA-

DCT algorithm is based on predefined orthonormal sets of DCT basis functions. The forward 2D SA-DCT first applies 1D DCT transformation to columns, and then to rows. The inverse 2D SA-DCT applies the 1D IDCT transform first to rows, then to columns. Figure 3a depicts an image block segmented into two regions, foreground as shown in gray and background as shown lighter. To perform the vertical transform of the foreground, the length (vector size N , $0 < N < 9$) of each column j ($0 < j < 9$) of the foreground segment is calculated. As depicted in Figure 3b, the columns are shifted and aligned to the upper border of the 8x8 reference block.

While dependent on the vector size N of each particular segment column, a 1D n -point DCT, a transform kernel containing a set of N basis vectors DCT- n , is selected for each particular column and applied to the first N column pixels. For example, as depicted in Figure 3b, the right most column is transformed using 3-point DCT. As depicted in Figure 3d, before the horizontal DCT transformation, the rows are shifted to the left border of the 8x8 reference block. Figure 3e depicts the final location of the resulting DCT coefficients within an 8x8-image block.

The final number of DCT coefficients is identical to the number of pixels contained in the image segment. Additionally, the coefficients are located in comparable positions as in a standard 8x8 block. The DC coefficient is located in the upper left border of the reference block and is dependent on the actual shape of the segment. The remaining coefficients are concentrated around the DC coefficient. Since the contour of the segment is transmitted to the receiver prior to transmitting the macroblock information, the decoder

performs the shape-adapted inverse DCT as the reserve operation in both horizontal and vertical segment direction on the basis of decoded shape data.

1D N-point DCT is accomplished by the following equation:

$$y_n = c_n \sum_{k=0}^{N-1} \cos\left(\frac{n(2k+1)}{2N}\pi\right) x_k$$

$$\text{where } c_0 = \frac{1}{\sqrt{N}} \text{ and } c_n = \sqrt{\frac{2}{N}} \text{ for } n = 1, \dots, N-1$$

Table 3

The computation of the 2-point DCT can be simplified as follows:

$$\begin{bmatrix} y_0 \\ y_1 \end{bmatrix} = \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\ \cos\left(\frac{\pi}{4}\right) & \cos\left(\frac{3\pi}{4}\right) \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \end{bmatrix} = \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\ \frac{1}{\sqrt{2}} & -\frac{1}{\sqrt{2}} \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \end{bmatrix} = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \end{bmatrix}$$

Table 4

In conventional algorithmic optimization, the number of additions and multiplications is minimized. Thus,

$$\begin{cases} z_0 = x_0 + x_1 \\ z_1 = x_0 - x_1 \end{cases}$$

$$\begin{cases} y_0 = \frac{1}{\sqrt{2}} z_0 \\ y_1 = \frac{1}{\sqrt{2}} z_1 \end{cases}$$

Table 5

In this way, only two additions and two multiplications are performed, instead of two additions and four multiplications. The following C code for this algorithm is currently used.

```
void fsadct2_float (float in[2], float out[2])
{
    static float f0 = 0.707107;

    out[0] = (in[0] + in[1]) * f0;
    out[1] = (in[0] - in[1]) * f0;
}
```

In one embodiment of the invention, using MMX™ and Streaming SIMD Extensions, two additions and four multiplications can be performed quickly with only one PMADDWD instruction for the 2-point DCT as follows:

```
void fsadct2_mmx (short in[2], short out[2])
{
    static __int64 xstatic1 = 0xA57E5A825A825A82; // -f0 f0 f0 f0
    static __int64 rounding = 0x0000400000004000;
```

```

__asm {
    mov eax, in
    mov ecx, out
    movd mm0, [eax]          // mm0 = xx, xx i1, i0,
5    pshufw mm1, mm0, 01000100b // mm1 = i1, i0, i1, i0,
    pmaddwd mm1, xstatic1    // mm1 = i0*f0 -i1*f0, i0*f0 +
    i1*f0
    paddb mm1, rounding      // do proper rounding
    psrad mm1, 15
10    packssdw mm1, mm7      // mm1 = x, x, o1, o0,
    movd [ecx], mm1
}
}

```

15 The computational complexity of the 3-point DCT can be simplified as follows:

$$\begin{aligned}
 \begin{bmatrix} Y_0 \\ Y_1 \\ Y_2 \end{bmatrix} &= \begin{bmatrix} \frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} & \frac{1}{\sqrt{3}} \\ \sqrt{\frac{2}{3}} \cos\left(\frac{\pi}{6}\right) & \sqrt{\frac{2}{3}} \cos\left(\frac{3\pi}{6}\right) & \sqrt{\frac{2}{3}} \cos\left(\frac{5\pi}{6}\right) \\ \sqrt{\frac{2}{3}} \cos\left(\frac{2\pi}{6}\right) & \sqrt{\frac{2}{3}} \cos\left(\frac{6\pi}{6}\right) & \sqrt{\frac{2}{3}} \cos\left(\frac{10\pi}{6}\right) \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \end{bmatrix} \\
 &= \sqrt{\frac{2}{3}} \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\ \cos\left(\frac{\pi}{6}\right) & 0 & -\cos\left(\frac{\pi}{6}\right) \\ \cos\left(\frac{\pi}{3}\right) & -1 & -\cos\left(\frac{\pi}{3}\right) \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \end{bmatrix} \\
 &= \sqrt{\frac{2}{3}} \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & 0 \\ 0 & 0 & \cos\left(\frac{\pi}{6}\right) \\ 0 & -1 & \cos\left(\frac{\pi}{3}\right) \end{bmatrix} \begin{bmatrix} 1 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & -1 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \end{bmatrix}
 \end{aligned}$$

Table 6

In one embodiment of the invention the following is the MMX™ code implementation of the 3 point DCT algorithm:

```

void fsadct3_mmx (short in [3], short out [3])
{
5   static __int64 xconst1 = 0x0000000049E749E7;    // f0 f0 0 1
   static __int64 xconst2 = 0x5A82A57E977D3441;    // f1 -f1 -f3 f2
   static __int64 rounding = 0x0000400000004000;

   __asm {
10    mov eax, in
       movd mm0, [eax]          // 0 0 i1 i0
       movd mm5, [eax+2]        // 0 0 i2 i1
       movq mm7, rounding

15    pshufw mm4, mm0, 00111100b // i0 0 0 i0
       pshufw mm3, mm5, 11010001b // 0 i2 i1 i2
       paddsw mm4, mm3          // i0 i2 i1 i0+i2
       movq mm1, mm4
       pmaddwd mm4, xconst1     // 0 (i0+i1+i2 * f0) << 15
                                   // o0 << 15
       pmaddwd mm1, xconst2     // (i0-i2)*f1 << 15 i0+i2*f2 -
20                                   // o1 << 15 o2 << 15
                                   // i1*f3

25    paddd mm1, mm7            // do proper rounding
       paddd mm4, mm7            // do proper rounding
       psrad mm1, 15             // o0
       psrad mm4, 15             // o1 o2
       packssdw mm1, mm7         // x x o1 o2
30    mov eax, out
       pshufw mm2, mm1, 11110001b // x x o2 o1
       packssdw mm4, mm7         // x x x o0
       movd [eax], mm4           // save o0
       movd [eax+2], mm2         // save o1, o2
35    }
}

```

The 4-point DCT can be computed as shown in Table 7. Multiplication operations can be paired (or grouped) within the matrix.

$$\begin{bmatrix} Y_0 \\ Y_1 \\ Y_2 \\ Y_3 \end{bmatrix} = \begin{bmatrix} \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} \\ \sqrt{\frac{2}{4}} \cos\left(\frac{\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{3\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{5\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{7\pi}{8}\right) \\ \sqrt{\frac{2}{4}} \cos\left(\frac{2\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{6\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{10\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{14\pi}{8}\right) \\ \sqrt{\frac{2}{4}} \cos\left(\frac{3\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{9\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{15\pi}{8}\right) & \sqrt{\frac{2}{4}} \cos\left(\frac{21\pi}{8}\right) \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

Table 7

The above 4-point DCT can be further written as:

$$\begin{bmatrix} Y_0 \\ Y_1 \\ Y_2 \\ Y_3 \end{bmatrix} = \sqrt{\frac{1}{2}} \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} & 0 \\ 0 & \cos\left(\frac{3\pi}{8}\right) & \cos\left(\frac{\pi}{8}\right) \\ 0 & -\cos\left(\frac{\pi}{8}\right) & \cos\left(\frac{3\pi}{8}\right) \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 1 & -1 & 0 \\ 1 & 0 & 0 & -1 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

Table 8

Even if the upper left cosine block in the original matrix is further factored, leaving two multiplication operations, two PMADDWD operations would still be needed, plus a substantial amount of additional instructions to shuffle and add the results. Many existing algorithms do not reduce the clock cycle count of the implementation in MMX™ although they minimize the number of addition and multiplication operations. To reduce processor time

by having operations done with minimal SIMD operations (e.g., PMADDWD), the above 4-point DCT can be further written as:

$$\begin{bmatrix} Y_0 \\ Y_1 \\ Y_2 \\ Y_3 \end{bmatrix} = \sqrt{\frac{1}{2}} \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & 0 & 0 \\ \frac{1}{\sqrt{2}} & -\frac{1}{\sqrt{2}} & 0 & 0 \\ 0 & 0 & \cos(\frac{3\pi}{8}) & \cos(\frac{\pi}{8}) \\ 0 & 0 & -\cos(\frac{\pi}{8}) & \cos(\frac{3\pi}{8}) \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 1 & -1 & 0 \\ 1 & 0 & 0 & -1 \end{bmatrix} \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{bmatrix}$$

Table 9

In one embodiment of the invention, the following is the MMX™ implementation of the 4 point DCT algorithm:

```
void fsadct4_mmx (short in[4], short out[4])
{
    static __int64 xstatic1 = 0x4000C00040004000; // f0 -f0 f0 f0
    static __int64 xstatic2 = 0xDD5D539F22A3539F; // -f1 f2 f1 f2
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        mov ecx, out
        movq mm0, [eax] // i3 i2 i1 i0
        pshufw mm1, mm0, 00011011b // i0 i1 i2 i3
        movq mm2, mm1
        paddsw mm2, mm0 // b0 b1 b1 b0
        psubsw mm0, mm1 // -b3 -b2 b2 b3
        pmaddwd mm2, xstatic1 // o1 << 15 o0 << 15
        pmaddwd mm0, xstatic2 // o3 << 15 o2 << 15
        paddd mm2, rounding // do proper rounding
        paddd mm0, rounding // do proper rounding
        psrad mm2, 15
    }
```

```

psrad mm0, 15
packssdw mm2, mm0          // o3 o1 o2 o0
pshufw mm3, mm2, 11011000b // o3 o2 o1 o0
movq [ecx], mm3

```

5

}

The following matrix definitions are presented for illustrative purposes to define, or name, specific matrices in tables 7, 8 and 9. The values within the matrices defined below represent one embodiment of the invention.

10

$$\begin{bmatrix} \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} & \frac{1}{\sqrt{4}} \\ \sqrt{\frac{2}{4}} \cos(\frac{\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{3\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{5\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{7\pi}{8}) \\ \sqrt{\frac{2}{4}} \cos(\frac{2\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{6\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{10\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{14\pi}{8}) \\ \sqrt{\frac{2}{4}} \cos(\frac{3\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{9\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{15\pi}{8}) & \sqrt{\frac{2}{4}} \cos(\frac{21\pi}{8}) \end{bmatrix} = \text{Matrix [A], as shown in Table 7}$$

As shown in Table 8, Shuffle Matrix [S] =

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

15

$$\begin{bmatrix} \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} & 0 \\ 0 & \begin{bmatrix} \cos(\frac{3\pi}{8}) & \cos(\frac{\pi}{8}) \\ -\cos(\frac{\pi}{8}) & \cos(\frac{3\pi}{8}) \end{bmatrix} \end{bmatrix} = \text{Multiplication Matrix [M], as shown in Table 9}$$

As shown in Table 8, Butterfly Matrix [B] =

$$\begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 1 & -1 & 0 \\ 1 & 0 & 0 & -1 \end{bmatrix}$$

Group 1 and Group 2 as shown below are presented for illustrative purposes to define a part of matrix [M] in Table 8. The values below represent one embodiment of the invention. Group 1 and Group 2 are "paired." or "grouped". That is, the multiplication operations within matrix [M] of predetermined values are paired, thereby reducing processor instructions.

Group 1 =

$$\frac{1}{\sqrt{2}}$$

$$\frac{1}{\sqrt{2}}$$

Group 2 =

$$\frac{1}{\sqrt{2}}$$

$$-\frac{1}{\sqrt{2}}$$

The method described above can be provided in applications (e.g., video applications) to potentially increase the performance of the applications

by decreasing the time to perform n-point DCT, n-point IDCT, SA-DCT, and SA-IDCT over known techniques. In one embodiment, the MMX™ versions of the n-point DCTs performed from 1.3 to 3.0 times faster than fixed-point versions. In one embodiment in which a complete and optimized

5 implementation of SA-DCT/SA-IDCT on Intel processors is demonstrated, the SA-DCT/SA-IDCT process is increased by 1.1 to 1.5 times.

Also compared in table 10 is the performance of an MMX™ 8x8 DCT/IDCT embodiment.

		Time (seconds after 10 million iterations)			Increase in speed when using MMX™	
		Floating-Point	Integer	MMX™	Speed Increase from Floating Point	Speed Increase from Integer
DCT	2	1260	830	600	2.10	1.38
DCT	3	1100	1040	770	1.42	1.35
DCT	4	1430	1380	710	2.01	1.94
DCT	5	1810	1700	1050	1.72	1.61
DCT	6	2140	2030	1100	1.94	1.84
DCT	7	4070	3020	1200	3.39	2.51
DCT	8	4400	3460	1150	3.82	3.00
IDCT	2	830	770	600	1.38	1.28
IDCT	3	1100	1040	770	1.42	1.35

IDCT	4	1540	1430	710	2.16	2.01
IDCT	5	1920	1870	880	2.18	2.12
IDCT	6	2310	2140	1210	1.90	1.76
IDCT	7	3680	3460	1150	3.20	3.00
IDCT	8	3740	2960	1260	2.96	2.34

Table 10

Having disclosed exemplary embodiments, modifications and variations may be made to the disclosed embodiments while remaining within the spirit and scope of the invention as defined by the appended claims.

The following code, shown in the Appendix, represents one embodiment of the invention to implement the 5-point DCT,6-point DCT,7-point DCT, and 8-point DCT and the 2-point IDCT,3-point IDCT,4-point IDCT,5-point IDCT,6-point IDCT,7-point IDCT, and 8-point IDCT algorithms.

Appendix

```
void fsadct5_mmx (short in [5], short out [5])
{
    static __int64 xconst1 = 0x2F954CFEE6FC417E; // f2 f1 -f4 f3
    static __int64 xconst2 = 0xB3022F95BE821904; // -f1 f2 -f3 f4
    static __int64 xconst3 = 0x393E393E000050F4; // f0 f0 0 f5
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm0, [eax] // i3 i2 i1 i0
        pshufw mm1, [eax+2], 01011011b // i2 i2 i3 i4
        movq mm2, mm0 // i3 i2 i1 i0
        movq mm6, mm1 // i2 i2 i3 i4
        paddsw mm0, mm1 // x x b2 b0
        psubsw mm2, mm1 // x x b3 b1
        punpcklwd mm0, mm2 // b3 b2 b1 b0
```

```

pshufw mm1, mm0, 11011000b    // b3 b1 b2 b0
movq mm2, mm1

5      pmaddwd mm1, xconst1    // (b1*f1+b3*f2) << 15 (b0*f3-b2*f4) << 15
      // o1          o2 + b4
      // SAVE

movq mm5, rounding
10     pmaddwd mm2, xconst2    // (b1*f2-b3*f1) << 15 (b0*f4-b2*f3) << 15
      // o3          o4 - b4
      // SAVE

pshufw mm4, mm0, 00001000b    // 0 0 b2 b0
psllq mm4, 32                // b2 b0 0 0
psrlq mm6, 48                // 0 0 0 i2
15     pshufw mm3, mm6, 11001100b // 0 i2 0 i2
      paddsw mm4, mm3          // b2 b0+i2 0 i2
      pmaddwd mm4, xconst3    // (b2+b0+i2)*f0 i2*f5
      // (o0) << 15 (b4) << 15

20     movq mm7, mm4
      padd mm7, mm5           // do proper rounding
      psrad mm7, 15          // o0 x
      packssdw mm7, mm0      // x x o0 x
      psrlq mm7, 16
      mov eax, out
25     movd [eax], mm7        // store o0

      psllq mm4, 32
      psrlq mm4, 32          // 0 (b4 << 15)
      psbdl mm1, mm4         // (o1 << 15) (o2 << 15)
30     padd mm2, mm4          // (o3 << 15) (o4 << 15)
      padd mm1, mm5          // do proper rounding
      padd mm2, mm5          // do proper rounding
      psrad mm1, 15          // x o1 x o2
      psrad mm2, 15          // x o3 x o4
35     packssdw mm1, mm2     // o3 o4 o1 o2
      pshufw mm0, mm1, 177    // o4 o3 o2 o1
      movq [eax+2], mm0
}
40 }

void fsadct6_mmx (short in[6], short out[6])
{
45     static __int64 xconst1 = 0xCBBF344134413441; // -f0 f0 f0 f0
      static __int64 xconst2 = 0xB61924F34000C000; // -f3 f2 f1 -f1
      static __int64 xconst3 = 0x0000132034414762; // 0 f4 f0 f5
      static __int64 xconst4 = 0x00004762CBBF1320; // 0 f5 -f0 f4
      static __int64 rounding = 0x0000400000004000;

50     __asm {
      mov eax, in
      movq mm0, [eax]        // i3 i2 i1 i0
      movq mm1, [eax+4]      // i5 i4 i3 i2
      xor eax, eax
      movq mm7, rounding
55     pshufw mm2, mm1, 01011011b // i3 i3 i4 i5
      movq mm1, mm0
      paddsw mm0, mm2
      pinsrw mm0, eax, 3     // mm0 = 0 b2 b1 b0
      psbdl mm1, mm2        // mm1 = 0 b5 b4 b3

60     pshufw mm6, mm0, 11111110b // 0 0 0 b2
      paddsw mm6, mm0       // 0 x b1 b0+b2

```

```

    pshufw mm3, mm1, 11111011b // 0 0 b5 0
    paddsw mm3, mm1           // 0 x b4+b5 b3
    psllq mm3, 32
    pshufw mm2, mm6, 11110100b
    paddsw mm2, mm3           // b4+b5 b3 b1 b0+b2
    pmaddwd mm2, xconst1      // mm2 = o3 << 15  o0 << 15

    pshufw mm3, mm0, 01100010b // b1 b2 b0 b2
    pshufw mm4, mm0, 11001111b // 0 b0 0 0
    paddsw mm3, mm4           // b1 b0+b2 b0 b2
    pmaddwd mm3, xconst2      // mm3 = o4 << 15  o2 << 15

    movq mm4, mm1
    pmaddwd mm1, xconst3      // b5 * f4 << 15  (b4 * f0 + b5 * f4) << 15
    pmaddwd mm4, xconst4      // b5 * f5 << 15  (-b4 * f0 + b3 * f4) << 15
    pshufw mm5, mm1, 00001110b // x x b5 * f4 << 15
    pshufw mm6, mm4, 00001110b // x x b5 * f5 << 15
    padddd mm5, mm1           // mm5 = x o1 << 15
    padddd mm6, mm4           // mm6 = x o5 << 15

    padddd mm2, mm7           // do proper rounding
    padddd mm3, mm7
    padddd mm5, mm7
    padddd mm6, mm7
    psrad mm2, 15             // x o3 x o0
    psrad mm3, 15             // x o4 x o2
    psrad mm5, 15
    psrad mm6, 15

    mov eax, out
    packssdw mm3, mm2        // o3 o0 o4 o2
    pshufw mm2, mm3, 01110010b // o4 o3 o2 o0
    movq mm1, mm2
    punpcklwd mm1, mm5        // x x o1 o0
    movd [eax], mm1           // store o0, o1
    psrlq mm2, 16             // 0 o4 o3 o2
    psllq mm6, 48             // o5 0 0 0
    paddsw mm2, mm6           // o5 o4 o3 o2
    movq [eax+4], mm2         // store o2, o3, o4, o5
}

void fsadct7_mmx (short in[7], short out[7])
{
    static int f0_7 = 0x3061;
    static int f1_7 = 0x42B4;
    static int f2_7 = 0x3DA5;
    static int f3_7 = 0x357E;
    static int f4_7 = 0x2AA9;
    static int f5_7 = 0x1DB0;
    static int f6_7 = 0x0F39;
    static int f7_7 = 0x446B;
    static int b[7];

    static __int64 xconst1 = 0x357E42B40F393DA5; // f3 f1 f6 f2
    static __int64 xconst2 = 0xE250357EC25B2AA9; // -f5 f3 -f2 f4
    static __int64 xconst3 = 0xBD4C1DB0D5570F39; // -f1 f5 -f4 f6
    static __int64 xconst4 = 0x0000446B30613061; // 0 f7 f0 f0
    static __int64 xconst5 = 0x00001DB00000D557; // 0 f5 0 -f4
    static __int64 xconst6 = 0x0000BD4C0000F0C7; // 0 -f1 0 -f6
    static __int64 xconst7 = 0x0000357E00003DA5; // 0 f3 0 f2
    static __int64 rounding = 0x0000400000004000;

```

Physical Properties		Chemical Properties		Mechanical Properties		Thermal Properties		Electrical Properties	
Property	Value	Property	Value	Property	Value	Property	Value	Property	Value
Density	1.25 g/cm ³	Viscosity	0.5 Pa·s	Tensile Strength	10 MPa	Softening Point	150 °C	Volume Resistance	10 ¹² Ω·cm
Specific Gravity	1.25	Flow Rate	10 g/min	Elongation at Break	500%	Thermal Stability	200 °C	Surface Resistance	10 ¹⁰ Ω
Boiling Point	100 °C	Pressure Drop	0.1 MPa	Modulus	0.1 GPa	Decomposition Temp	300 °C	Dielectric Constant	2.5
Melting Point	0 °C	Flow Time	10 min	Impact Strength	5 kJ/m ²	Heat Deflection Temp	100 °C	Dielectric Loss	0.01
Freezing Point	0 °C	Flow Length	10 cm	Hardness	50 Shore A	Weight Loss	10%	Volume Change	0.1%
Crystallinity	50%	Flow Diameter	10 mm	Compression Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Size	10 nm	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Shape	Spherical	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Density	1.25 g/cm ³	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Melting Point	0 °C	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Boiling Point	100 °C	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Freezing Point	0 °C	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystallinity	50%	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Size	10 nm	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Shape	Spherical	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Density	1.25 g/cm ³	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Melting Point	0 °C	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Boiling Point	100 °C	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Freezing Point	0 °C	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystallinity	50%	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Size	10 nm	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Shape	Spherical	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Density	1.25 g/cm ³	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Melting Point	0 °C	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Boiling Point	100 °C	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Freezing Point	0 °C	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystallinity	50%	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Size	10 nm	Flow Volume	10 cm ³	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Shape	Spherical	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Density	1.25 g/cm ³	Flow Length	10 cm	Flexural Modulus	0.1 GPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Melting Point	0 °C	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Boiling Point	100 °C	Flow Volume	10 cm ³	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Freezing Point	0 °C	Flow Weight	10 g	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Crystallinity	50%	Flow Length	10 cm	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Crystal Size	10 nm	Flow Area	10 mm ²	Flexural Strength	10 MPa	Thermal Conductivity	0.1 W/m·K	Thermal Expansion	0.1 %/°C
Crystal Crystal Crystal Crystal Crystal Shape	Spherical	Flow Volume							

```

    pshufw mm1, mm2, 27          // o4 o3 o2 o1
    movq [ecx+2], mm1            // save o1, o2, o3, o4

    packssdw mm3, mm7           // x x o5 o6
    pshufw mm1, mm3, 00000001b
    movd dword ptr [ecx+10], mm1 // save o5, o6
}

void fsadct8_mmx (short in[8], short out[8])
{
    static __int64 xconst1 = 0xA57E5A825A825A82; // -f0 f0 f0 f0
    static __int64 xconst2 = 0xD2BF2D412D412D41; // -f4 f4 f4 f4
    static __int64 xconst3 = 0xC4E0187D187D3B20; // -f2 f6 f6 f2
    static __int64 xconst4 = 0x3536238E0C7C3EC5; // f3 f5 f7 f1
    static __int64 xconst5 = 0xDC723536C13B0C7C; // -f5 f3 -f1 f7
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm0, [eax]          // i3 i2 i1 i0
        movq mm1, [eax+8]        // i7 i6 i5 i4
        pshufw mm2, mm1, 00011011b // i4 i5 i6 i7
        movq mm7, rounding
        movq mm1, mm0
        paddsw mm0, mm2          // mm0 = b[3] b[2] b[1] b[0] (A*)
        psubsw mm1, mm2          // mm1 = b[4] b[5] b[6] b[7] (A*)

        pshufw mm2, mm0, 00001011b // x x b[2] b[3]
        movq mm3, mm0
        psubsw mm3, mm2          // mm3 = x x b2[2] b2[3] (B*)
        paddsw mm2, mm0          // mm2 = x x b2[1] b2[0] (B*)
        pshufw mm4, mm1, 00001100b // mm4 = x x b2[4] b2[7] (B*)
        pshufw mm0, mm1, 10011001b // b[5] b[6] b[5] b[6]
        pmaddwd mm0, xconst1      // b2[5] << 15 b2[6] << 15
        padd mm0, mm7             // do proper rounding
        psrad mm0, 15            // b2[5] b2[6]
        packssdw mm0, mm1        // mm0 = x x b2[5] b2[6] (B*)

        pshufw mm5, mm2, 01000100b // b2[1] b2[0] b2[1] b2[0]
        pmaddwd mm5, xconst2      // o4 << 15 o0 << 15
        pshufw mm2, mm3, 01000100b // b2[2] b2[3] b2[2] b2[3]
        pmaddwd mm2, xconst3      // o6 << 15 o2 << 15
        padd mm5, mm7            // do proper rounding
        padd mm2, mm7            // do proper rounding
        psrad mm5, 15
        psrad mm2, 15
        packssdw mm5, mm2        // mm5 = o6 o2 o4 o0 (Y*)
        movq mm1, mm4
        paddsw mm4, mm0          // x x b3[4] b3[7]
        psubsw mm1, mm0          // x x b3[5] b3[6]
        punpcklwd mm4, mm1       // b3[5] b3[4] b3[6] b3[7]
        pshufw mm3, mm4, 11011000b // mm4 = b3[5] b3[6] b3[4] b3[7] (C*)

        movq mm4, mm3
        pmaddwd mm3, xconst4      // o5 << 15 o1 << 15
        pmaddwd mm4, xconst5      // o3 << 15 o7 << 15
        padd mm3, mm7            // do proper rounding
        padd mm4, mm7            // do proper rounding
        psrad mm3, 15
        psrad mm4, 15
        packssdw mm3, mm4        // mm3 = o3 o7 o5 o1 (Y*)
    }
}

```

```

    pshufw mm0, mm5, 11011000b // mm0 = o6 o4 o2 o0
    pshufw mm1, mm3, 10011100b // mm3 = o7 o5 o3 o1
    movq mm2, mm0
5    punpcklwd mm2, mm1 // o3 o2 o1 o0
    punpckhwd mm0, mm1 // o7 o6 o5 o4
    mov eax, out
    movq [eax], mm2
10    movq [eax+8], mm0
    }
}

////////////////////////////////////

15 void fsaidct2_mmx (short in[2], short out[2])
{
    static __int64 xconst1 = 0xA57E5A825A825A82; // -f0 f0 f0 f0
    static __int64 rounding = 0x0000400000004000;

20    __asm {
        mov eax, in
        mov ecx, out
        movd mm0, [eax]
        pshufw mm1, mm0, 01000100b // i1 i0 i1 i0
25    pmaddwd mm1, xconst1 // o1 << 15 o0 << 15
        paddb mm1, rounding // do proper rounding
        psrad mm1, 15
        packssdw mm1, mm7 // x x o1 o0
        movd [ecx], mm1
30    }
}

void fsaidct3_mmx (short in[3], short out[3])
{
35    static __int64 xconst1 = 0x49E7977D49E73441; // f0 -f3 f0 f2
    static __int64 xconst2 = 0x0000A57E00005A82; // 0 -f1 0 f1
    static __int64 rounding = 0x0000400000004000;

40    __asm {
        mov eax, in
        movd mm0, [eax] // 0 0 i1 i0
        movd mm1, [eax+2] // 0 0 i2 i1
        mov eax, out
        movq mm7, rounding
45    psllq mm0, 32
        paddb mm0, mm1 // i1 i0 i2 i1
        pshufw mm1, mm0, 10011001b // i0 i2 i0 i2
        pmaddwd mm1, xconst1 // o1 << 15 b2 << 15
        pshufw mm2, mm0, 11111111b // i1 i1 i1 i1
50    pmaddwd mm2, xconst2 // -b1 << 15 b1 << 15
        pshufw mm3, mm1, 01000100b // b2 << 15 b2 << 15
        paddb mm2, mm3 // o2 << 15 o0 << 15
        paddb mm1, mm7 // do proper rounding
        paddb mm2, mm7
55    psrad mm1, 15 // x o1 x x
        psrad mm2, 15 // x o2 x o0
        movd [eax], mm2 // store o0
        packssdw mm1, mm2 // o2 x o1 x
        pshufw mm2, mm1, 11111101b // x x o2 o1
60    movd [eax+2], mm2 // store o1, o2
    }
}

```

```

void fsaidct4_mmx (short in[4], short out[4])
{
    static __int64 xconst1 = 0xC000400040004000; // -f0 f0 f0 f0
    static __int64 xconst2 = 0xAC6122A322A3539F; // -f2 f1 f1 f2
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm7, rounding
        movq mm0, [eax]          // i3 i2 i1 i0
        mov eax, out
        pshufw mm1, mm0, 10001000b // i2 i0 i2 i0
        pmaddwd mm1, xconst1      // mm1 = b[1] << 15 b[0] << 15
        pshufw mm2, mm0, 11011101b // i3 i1 i3 i1
        pmaddwd mm2, xconst2      // mm2 = b[2] << 15 b[3] << 15
        movq mm3, mm1
        paddb mm1, mm2            // o1 << 15 o0 << 15
        psubb mm3, mm2            // o2 << 15 o3 << 15
        paddb mm1, mm7            // do proper rounding
        paddb mm3, mm7
        psrad mm1, 15
        psrad mm3, 15
        packssdw mm1, mm3         // o2 o3 o1 o0
        pshufw mm2, mm1, 10110100b // o3 o2 o1 o0
        movq [eax], mm2
    }
}

void fsaidct5_mmx (short in[5], short out[5])
{
    static __int64 xconst1 = 0xB3022F952F954CFE; // -f1 f2 f2 f1
    static __int64 xconst2 = 0xBE82E6FC1904417E; // -f3 -f4 f4 f3
    static __int64 xconst3 = 0x0000393E0000393E; // 0 f0 0 f0
    static __int64 xconst4 = 0x0000000050F4AF0C; // 0 0 f5 -f5
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm0, [eax+2]        // mm0 = i4 i3 i2 i1
        movd mm6, [eax]          // x x i1 i0
        movq mm7, rounding
        pshufw mm1, mm0, 10001000b // i3 i1 i3 i1
        pmaddwd mm1, xconst1      // mm1 = b2 << 15 b1 << 15
        pshufw mm2, mm0, 11011101b // i4 i2 i4 i2
        movq mm5, mm2
        pmaddwd mm2, xconst2      // b4 << 15 b3 << 15
        pshufw mm3, mm6, 00000000b // i0 i0 i0 i0
        pmaddwd mm3, xconst3      // mm3 = b0 << 15 b0 << 15
        paddb mm2, mm3           // mm2 = b4 << 15 b3 << 15
        movq mm4, mm2
        paddb mm4, mm1           // o1 << 15 o0 << 15
        psubb mm2, mm1           // o3 << 15 o4 << 15
        pmaddwd mm5, xconst4      // x (i4 - i2) * f5
        paddb mm5, mm3           // x o2 << 15

        mov eax, out
        paddb mm4, mm7           // do proper rounding
        paddb mm2, mm7
        paddb mm5, mm7
        psrad mm4, 15
        psrad mm2, 15
    }
}

```



```

    psrad mm5, 15
    packssdw mm4, mm2      // o3 o4 o1 o0
    packssdw mm5, mm7      // x x x o2
    movd [eax], mm4        // store o0, o1
    pshufw mm3, mm4, 00001011b // x x o4 o3
    movd [eax+4], mm5      // store o2
    movd [eax+6], mm3      // store o3, o4
}
}

void fsaidct6_mmx (short in[6], short out[6])
{
    static __int64 xconst1 = 0xC000344140003441; // -f1 f0 f1 f0
    static __int64 xconst2 = 0x000024F33441B619; // 0 f2 f0 -f3
    static __int64 xconst3 = 0x4762132013204762; // f5 f4 f4 f5
    static __int64 xconst4 = 0x344100003441CBBF; // f0 0 f0 -f0
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm0, [eax]      // i3 i2 i1 i0
        movd mm1, [eax+8]    // 0 0 i5 i4
        punpcklwd mm1, mm0   // i1 i5 i0 i4
        pshufw mm2, mm0, 10001000b // i2 i0 i2 i0
        pmaddwd mm2, xconst1 // b0-b1 << 15  b0+b1 << 15

        pshufw mm3, mm1, 00000100b // i4 i4 i0 i4
        pmaddwd mm3, xconst2 // mm3 = (b2) << 15  b4 << 15

        pshufw mm4, mm3, 11101110b // b2 << 15  b2 << 15
        paddb mm2, mm4        // mm2 = b5 << 15  b3 << 15

        pshufw mm4, mm1, 11101110b // i1 i5 i1 i5
        mov eax, out
        pmaddwd mm4, xconst3 // i1*f5+i5*f4 << 15 i1*f4+i5*f5 << 15
        pextrw ecx, mm1, 2
        movq mm7, rounding
        pinsrw mm0, ecx, 0    // i3 i2 i1 i5
        pmaddwd mm0, xconst4 // b2 << 15  (i1-i5)*f0 << 15
        pshufw mm1, mm0, 11101110b // b2 << 15  b2 << 15
        movq mm6, mm1
        paddb mm1, mm4        // b0 << 15  x
        psubb mm4, mm6        // x b2 << 15
        psubb mm0, mm6        // mm0 = x b1 << 15
        psrlq mm1, 32
        psllq mm4, 32
        paddb mm1, mm4        // mm1 = b2 << 15  b0 << 15
        movq mm5, mm1
        movq mm6, mm0
        paddb mm1, mm2        // o2 << 15  o0 << 15
        psubb mm2, mm5        // o3 << 15  o5 << 15
        paddb mm0, mm3        // x  o1 << 15
        psubb mm3, mm6        // x  o4 << 15
        paddb mm0, mm7        // do proper rounding
        paddb mm1, mm7
        paddb mm2, mm7
        paddb mm3, mm7
        psrad mm0, 15
        psrad mm1, 15
        psrad mm2, 15
        psrad mm3, 15
        packssdw mm1, mm0    // x o1 o2 o0
    }
}

```

```

5      packssdw mm2, mm3          // x o4 o3 o5
      psllq mm1, 16              // o1 o2 o0 0
      pshufw mm4, mm2, 01010010b // o3 o3 o5 o4
      pextrw ecx, mm4, 3
      pinsrw mm1, ecx, 0         // o1 o2 o0 o3
      pshufw mm3, mm1, 00101101b // o3 o2 o1 o0
      movq [eax], mm3           // save o1, o2, o3, o4
      movd [eax+8], mm4         // save o5, o6
10     }

void fsaidct7_mmx (short in[7], short out[7])
{
15     static __int64 xconst1 = 0x357EE25042B4357E; // f3 -f5 f1 f3
      static __int64 xconst2 = 0x0F39C25B3DA52AA9; // f6 -f2 f2 f4
      static __int64 xconst3 = 0x1DB0BD4CD557F0C7; // f5 -f1 -f4 -f6
      static __int64 xconst4 = 0x0000BD4C00001DB0; // 0 -f1 0 f5
      static __int64 xconst5 = 0x3061D55730610F39; // f0 -f4 f0 f6
      static __int64 xconst6 = 0x0000357E30613DA5; // 0 f3 f0 f2
      static __int64 xconst7 = 0x446BBB953061BB95; // f7 -f7 f0 -f7
      static __int64 rounding = 0x0000400000004000;

      __asm {
25         mov eax, in
          movq mm0, [eax+2]          // i4 i3 i2 i1
          pshufw mm6, mm0, 00100010b // i1 i3 i1 i3
          pmaddwd mm6, xconst1       // i1*f3-i3*f5    i1*f1+i3*f3
                                      // (b2)          (b1)
          pshufw mm5, mm0, 01110111b // i2 i4 i2 i4
          pmaddwd mm5, xconst2       // i2*f6-i4*f2    i2*f2+i4*f4
                                      // (b5)          (b4)
          pshufw mm4, mm0, 00100111b // i1 i3 i2 i4
          pmaddwd mm4, xconst3       // i1*f5-i3*f1    -i2*f4-i4*f6
                                      // (b3)          (b6)

          mov ecx, [eax]             // i1 i0
          movd mm7, [eax+10]         // 0 0 i6 i5
          mov eax, out
          pinsrw mm7, ecx, 3         // i0 0 i6 i5
          pshufw mm3, mm7, 00000000b // i5 i5 i5 i5
          pmaddwd mm3, xconst4
          paddb mm3, mm6             // mm3 = b2 << 15    b1 << 15

          pshufw mm2, mm7, 11011101b // i0 i6 i0 i6
          pmaddwd mm2, xconst5
          paddb mm2, mm5             // mm2 = b5 << 15    b4 << 15

          pshufw mm1, mm7, 00001101b // i5 i5 i0 i6
          pmaddwd mm1, xconst6
          paddb mm1, mm4             // mm1 = b3 << 15    b6 << 15

          pshufw mm4, mm7, 10101101b // 0 0 i0 i6
          movq mm7, rounding
          pshufw mm5, mm0, 11111101b // x x i4 i2
          psllq mm5, 32
          paddb mm4, mm5            // i4 i2 i0 i6
          pmaddwd mm4, xconst7
          pshufw mm5, mm4, 00001110b // x x i4 i2
          paddb mm4, mm5            // x o3 << 15

          movq mm5, mm2
          paddb mm5, mm3             // mm5 = o1 << 15    o0 << 15
60     }

```

```

    psrld mm2, mm3          // mm2 = o5 << 15      o6 << 15

    pshufw mm3, mm1, 00001110b // x b3 << 15
    movq mm6, mm1
    paddb mm1, mm3          // x o2 << 15
    psrld mm6, mm3          // mm6 = x o4 << 15

    psllq mm4, 32
    psllq mm1, 32
    psrlq mm1, 32
    paddb mm1, mm4          // mm1 = o3 << 15      o2 << 15

    paddb mm1, mm7          // do proper rounding
    paddb mm2, mm7
    paddb mm5, mm7
    paddb mm6, mm7
    psrad mm1, 15
    psrad mm2, 15
    psrad mm5, 15
    psrad mm6, 15

    packssdw mm5, mm1       // o3 o2 o1 o0
    packssdw mm2, mm6       // x o4 o5 o6
    pshufw mm3, mm2, 00010010b // o6 o5 x o4

    movq [eax], mm5         // store o0, o1, o2, o3
    movd [eax+8], mm3       // store o4
    psrlq mm3, 32
    movd [eax+10], mm3      // store o5, o6
}

void fsaidct8_mmx (short in[8], short out[8])
{
    static __int64 xconst1 = 0x0C7C3EC5C13B0C7C; // f7 f1 -f1 f7
    static __int64 xconst2 = 0x238E35363536DC72; // f5 f3 f3 -f5
    static __int64 xconst3 = 0x2D41D2BF2D412D41; // f4 -f4 f4 f4
    static __int64 xconst4 = 0x3B20187D187DC4E0; // f2 f6 f6 -f2
    static __int64 xconst5 = 0x00005A8200005A82; // 0 f0 0 f0
    static __int64 rounding = 0x0000400000004000;

    __asm {
        mov eax, in
        movq mm0, [eax]          // i3 i2 i1 i0
        movq mm1, [eax+8]        // i7 i6 i5 i4
        mov eax, out
        pshufw mm2, mm0, 10001101b // i2 i0 i3 i1
        pshufw mm3, mm1, 00100111b // i4 i6 i5 i7
        movq mm1, mm2
        punpcklwd mm2, mm3       // i5 i3 i7 i1
        punpckhwd mm1, mm3       // i4 i2 i6 i0

        pshufw mm3, mm2, 01000100b // i7 i1 i7 i1
        pmaddwd mm3, xconst1      // b3[1] b3[0]
        pshufw mm4, mm2, 11101110b // i5 i3 i5 i3
        pmaddwd mm4, xconst2      // b3[3] b3[2]

        pshufw mm0, mm1, 00110011b // i0 i4 i0 i4
        pmaddwd mm0, xconst3      // mm0 = b1      b0 (*A)
        pshufw mm2, mm1, 10011001b // i2 i6 i2 i6
        pmaddwd mm2, xconst4
        pshufw mm5, mm2, 01001110b // mm5 = b2      b3 (*A)
    }
}

```

	Year	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

	movq mm1, mm3		
	psubd mm3, mm4	// b6 << 15	b5 << 15
5	movq mm7, mm3		
	punpckhdq mm7, mm6	// x	b6 << 15
	movq mm2, mm7		
	padd mm7, mm3	// x	b[6] + b[5]
	psubd mm2, mm3	// x	b[6] - b[5]
	punpckldq mm2, mm7	// b6+b5	b6-b5
10	movq mm7, rounding		
	padd mm2, mm7		
	psrad mm2, 15		
	padd mm1, mm4	// b2[7]	b2[4]
15			
	movq mm4, mm0		
	padd mm0, mm5	// mm0 = b2[1]	b2[0] (*C)
	psubd mm4, mm5		
20	pshufw mm6, mm4, 01001110b	// mm6 = b2[3]	b2[2] (*C)
	pmaddwd mm2, xconst5	// b2[6]	b2[5]
	movq mm5, mm2		
25	punpckldq mm2, mm1	// mm2 = b2[4]	b2[5] (*C)
	punpckhdq mm1, mm5	// mm1 = b2[6]	b2[7] (*C)
	movq mm3, mm0		
	padd mm0, mm1	// o1 << 15	o0 << 15
	psubd mm3, mm1	// o6 << 15	o7 << 15
30	movq mm5, mm6		
	padd mm6, mm2	// o3 << 15	o2 << 15
	psubd mm5, mm2	// o4 << 15	o5 << 15
	padd mm0, mm7		// do proper rounding
35	padd mm3, mm7		
	padd mm6, mm7		
	padd mm5, mm7		
	psrad mm0, 15		
	psrad mm3, 15		
40	psrad mm6, 15		
	psrad mm5, 15		
	packssdw mm0, mm6	// o3 o2 o1 o0	
	packssdw mm3, mm5	// o4 o5 o6 o7	
45	pshufw mm1, mm3, 00011011b	// o7 o6 o5 o4	
	movq [eax], mm0		
	movq [eax+8], mm1		
	}		
	}		
50			

CLAIMS

What is claimed is:

1. A method comprising:
multiplying [A] by [x] to obtain [y];
wherein said [x] is a matrix of inputs, said [y] is a matrix of outputs, and
said [A] is a matrix of predetermined values and multiplication operations;
and
wherein said multiplication operations within said [A] are paired.
2. The method as in claim 1,
wherein said matrix [A] is factored into a butterfly matrix [B], a shuffle
matrix [S], and a multiplication matrix [M]; and
wherein multiplication operations within said multiplication matrix
[M] are grouped for simultaneous execution.
3. The method as in claim 1, wherein at least one n-point discrete cosine
transform (DCT) is performed.
4. The method as in claim 3, wherein multimedia compression is
performed.
5. The method as in claim 3, wherein at least one shape adaptive discrete
cosine transform (SA-DCT) is performed.
6. The method as in claim 1, wherein at least one n-point inverse discrete
cosine transform (IDCT) is performed.
7. The method as in claim 6, wherein multimedia decompression is
performed.
8. The method as in claim 6, wherein at least one SA-IDCT is performed.
9. The method as in claim 1, implemented using single instruction
multiple data (SIMD) operations.

- 3 10. The method as in claim 10, implemented using MMX operations.
- 1 11. The method as in claim 10, implemented using PMADDWD
2 instructions.
- 1 12. The method as in claim 1, implemented using at least one of very large
2 scale integration (VLSI) implementation, single processor implementation,
3 vector processing.
- 1 13. A machine readable storage medium having executable instructions
2 which, when executed by a machine, cause said machine to perform
3 operations comprising:
4 multiplying [A] by [x] to obtain [y];
5 wherein said [x] is a matrix of inputs, said [y] is a matrix of outputs, and
6 said [A] is a matrix of predetermined values and multiplication operations;
7 and
8 wherein said multiplication operations within said [A] are paired.
- 1 14. The machine readable storage medium as in claim 13,
2 wherein said matrix [A] is factored into butterfly matrix [B], shuffle
3 matrix [S], and multiplication matrix [M]; and
4 wherein multiplication operations within said multiplication matrix
5 [M] are grouped for simultaneous execution.
- 1 15. The machine readable storage medium as in claim 13, wherein at least
2 one n-point DCT is performed.
- 1 16. The machine readable storage medium as in claim 15, wherein
2 multimedia compression is performed.
- 1 17. The machine readable storage medium as in claim 15, wherein at least
2 one SA-DCT is performed.
- 1 18. The machine readable storage medium as in claim 13, wherein at least
2 one n-point IDCT is performed.

1 19. The machine readable storage medium as in claim 18, wherein
2 multimedia decompression is performed.

1 20. The machine readable storage medium as in claim 18, wherein at least
2 one SA-IDCT is performed.

1 21. The machine readable storage medium as in claim 13, implemented
2 using SIMD operations.

1 22. The machine readable storage medium as in claim 21, implemented
2 using MMX operations.

1 23. The machine readable storage medium as in claim 22, implemented
2 using PMADDWD instructions.

1 24. The machine readable storage medium as in claim 13, implemented
2 using at least one VLSI implementation, single processor implementation,
3 vector processing.

1 25. A method comprising performing an n-point DCT or an n-point IDCT
2 wherein multiplication operations and addition operations within said n-
3 point DCT and said n-point IDCT are paired.

1 26. The method as in claim 25, further comprising performing SA-DCT or
2 SA-IDCT.

1 27. The method as in claim 25, implemented using instructions that can
2 execute multiple operations in parallel.

1 28. The method as in claim 27, said instructions being at least one of
2 MMX™ operations and Streaming SIMD Extensions.

ABSTRACT

An efficient implementation of n-point discrete cosine transform, n-point inverse discrete cosine transform, shape adaptive discrete cosine transform and shape adaptive inverse discrete cosine transform algorithms for multimedia compression and decompression optimization. An n-point DCT function is represented by a first equation having an input matrix, an output matrix and a matrix of predetermined values. An n-point IDCT function is represented by a second equation having an input matrix, an output matrix and a matrix of predetermined values. The multiplication operations within the matrix of predetermined values are paired, thereby reducing processor instructions. SIMD operations, MMX operations, VLSI implementation, single processor implementation, and vector processing are used to perform the algorithms.






FIG 2




FIG 3a




FIG 3b




FIG 3c




FIG 3d




FIG 3e

09676556-093000




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8

[illegible]

$$\begin{matrix} \text{---} q_{10} & & q_{20} & & q_{30} \\ \swarrow & & \swarrow & & \swarrow \\ \begin{bmatrix} x_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} & = & \begin{bmatrix} A_{11} & A_{12} & \dots & A_{1n} \\ \vdots & \vdots & & \vdots \\ A_{n1} & \dots & \dots & A_{nn} \end{bmatrix} & \begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} \end{matrix}$$

Figure 9a. One embodiment of DCT/IDCT n -point

$$\begin{bmatrix} Y_1 \\ Y_2 \\ \vdots \\ Y_n \end{bmatrix} = \underbrace{\begin{bmatrix} S_{11} & \dots & S_{1n} \\ \vdots & & \vdots \\ S_{n1} & \dots & S_{nn} \end{bmatrix}}_S \underbrace{\begin{bmatrix} m_{11} & m_{12} & \dots & m_{1n} \\ \vdots & & & \vdots \\ m_{n1} & \dots & \dots & m_{nn} \end{bmatrix}}_S \underbrace{\begin{bmatrix} B_{11} & \dots & B_{1n} \\ \vdots & & \vdots \\ B_{n1} & \dots & B_{nn} \end{bmatrix}}_S \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n \end{bmatrix}$$

922 ⁹²⁴ FIG 9b. ⁹²⁵